Course

Implementation of R10K style Out of Order CPU
  • [EECS470 Computer Architecture]
  • I lead the project group to build a R10K style Out-of-Order CPU using Verilog, with 2-way superscaler, non-blocking cache, branch predictor and early branch resolution
Implementation of R10K style Out of Order CPU